Abstract-There are significant technical challenges in the development of a fully implantable wirelessly powered neural interface. Challenges include wireless transmission of sufficient power to the implanted device to ensure reliable operation for decades without replacement, minimizing tissue heating, and adequate reliable communications bandwidth. Overcoming these challenges is essential for the development of implantable closed loop system for the treatment of disorders ranging from epilepsy, incontinence, stroke and spinal cord injury. We discuss the development of the wireless power, communication and control for a RadioFrequency Identification Sensor (RFIDS) system with targeted power range for a 700mV, 30 to 40uA load attained at -2dBm. This paper describes the wireless power, control and communication for an implantable neural interface powered via a far-field radiofrequency source. There are significant tradeoffs that must be made when designing implantable sensors. Given the sensitivity of inductive coupling to alignment, and depth, it is not a good candidate for powering or communicating with multiple devices implanted in the body. The development of far-field power and communication is essential to the development of distributed implantable RFID Sensor networks (RFIDS).
I. INTRODUCTION II. MICRO NEURAL CONTROLLER

A. State Machine
As shown in Figure 1 the RFIDS has five operating modes including three working modes: Power-Up & Sync Mode (0), Standby Mode (1), Time-Stamp Mode (2), Streaming Mode (3) and Snippet Mode (4) . In the Power-Up & Sync Mode (0), the RFID harvests energy and synchronizes its clock with the radio frequency (RF) signal from the external base station via the phase locked loop (PLL).
Upon synchronization the sensor enters into the Standby Mode (state 1, Figure 1 ). The Standby Mode (1) is a powersaving mode where all circuits are powered down except the state control and command/receive functions.
Time-Stamp Mode (2) allows real-time applications by observing and transmitting the time of neural spike occurrences. A threshold circuit is programmed by the user to record a spike occurrence when the neural activity crosses the threshold storing an occurrence in memory. When polled the neural interface transmits the interval between spikes and threshold levels exceeded (positive and/or negative). The timestamp data is recorded from up to 40 sensors simultaneously.
In Streaming Mode (3), 8 bit waveforms sampled at 15.6Ksps are recorded/transmitted from up to 4 sensors simultaneously (queried sequentially by the base station). The controller turns off the thresholder to save power in this mode.
In Snippet Mode (4), the sensor stores 1.5 ms of data following a threshold crossing. The chip stores 8 samples pre threshold and 24 samples post threshold. The waveform shapes are recorded/ transmitted from up to 20 sensors. Figure 2 . The neural signal is bandpass filtered and amplified and then passed to a thresholder circuit and the analog to digital converter (ADC). From there the data are stored in the FIFO. The data is then formed into packets for transmission back to the base station when polled using the unique ID on each sensor. Upon request from the base station, the controller enters states in which outbound packets are formed from the FIFO and transmitted ( Figure  3 ). Table I and Table II show the packet formats for each communication protocol. Each inbound command generates a response from each sensor consisting of a data packet or a null data packet if no data were recorded. Variable length packet formats ( Figure 3 and Table II ) are used to minimize power and bandwidth during operation. While forming a packet, the preset header, the start of packet (SOP) delimiter, and the hard programmed tag address are loaded to the packet format register directly. Neural data in the FIFO and CNT extension information in Time-Stamp Mode as well as Error Detection/Correction Code are loaded and computed in real time. The packet stream is Manchester Encoded, spread in spectrum and transmitted to the base station. Figure 4 , with a read buffer has been adopted to enable fast Non-Destructive Reads (NDR). With a working power supply of 400mV, the FIFO shares a 15.6 KHz clock frequency with the ADC for writing and a 400 KHz clock frequency for read. As in shown in Figure 2 , neural spike times and digitized samples from the ADC are written to the 8 bit by 32 word FIFO. This information is stored until the RFIDS is polled for transmission. After the contents in the FIFO are fully cleared, the write and read pointer are reset to the top of the FIFO, readying the sensor for the next cycle. The FIFO area is 71.7 μm × 211.7 μm. As result of technology advancement, market demands for greater portability and implantation, several low power phase-locked loops (PLL) have been presented by multiple authors in recent years. Gundel and Carr presented a low power PLL for biomedical wireless applications consuming 20 µW at 3.3 V, with clock frequency of 100 kHz [1] , fabricated in a 0.6 µm CMOS process. Popplewell et al proposed a PLL for self-powered RFID applications with an output frequency of 5.2 GHz with a power consumption of 1.1 mW at 1.2V [2] , fabricated in a 130 nm CMOS process. Other authors have proposed low voltage PLLs for different applications, which are tabulated in Table III . Our PLL has a power consumption of 2.7 µW with an output frequency of 3.2 MHz using a 0.7 V power supply. Table III indicates that Popplewell's PLL is the lowest power, but this is the result of using an LC crossed-coupled VCO.
The PLL of Figure 5 is a standard charge pump PLL consisting of a standard phase-frequency detector (PFD), a buffer, a charge pump, a transmission gate switch, a passive loop filter, and a standard current starved voltage-controlled ring oscillator (VCO) with a divide-by-4 divider. The five stage current starved ring oscillator requiring 7 legs of bias current consuming more than 50% of total PLL power. The loop is synchronized during both power/packet reception, and a switch is used to break and hold the loop while the outgoing packet is being transmitted. The charge pump must hold the VCO to minimize drift during the packet transmission period. The charge pump is a current steering topology proposed by Maneatis [6] which has the advantage of being suitable for low voltage applications due to the presents of only two saturated transistors drops to the ground. The buffer ahead of the charge pump converts the "up" and "dn" generated by the PFD to complementary "up" and "dn". The schematic of the buffer is given in Figure 6 , along with the schematic of the charge pump from Maneatis [6] . The charge injection problem inherent to charge pumps is significantly reduced as a result of the NFET steering switches operating in weak inversion and their reduced inversion layer charge.
The PLL is designed with a damping ratio of 0.7. The worst case simulated settling time is 12 µs when the VCO control voltage is pulled down from VDD (greatest distance from the settling voltage) to the nominal settling voltage. The area consumed by the PLL is 170 µm x 95 µm. 
IV. RF-DC
This section describes the RF-Front end for each ARFID sensor. Figure 7 shows the block diagram of the front end with all significant building blocks. The RF to DC front end consists of the antenna, matching network, RF-DC converter, band-gap reference and a low drop out regulator (LDO) which powers the signal conditioning circuitry. The load modulator alters the antenna impedance to achieve backscatter transmission of outbound data to the base station at 3.2Msps. The design of the antenna is beyond the scope of this work and hence shall not be discussed. However, through the use of 2D and 3D electromagnetic simulation [7] it has been determined that safe levels of power near the brain surface is approximately 200uW [8] from which we expect to harvest 50uW. 
A. Matching network
The matching network including the antenna is designed to maximize the power transfer between the antenna and the input to the rectifier. The power match is typically either a shunt or series LC network avoiding power dissipated in the network. The choice between shunt LC match versus series LC match depends on the following criteria:
1. Available input power 2. Impedance of the antenna 3. Input impedance of the RF-DC converter. Efficient harvesting is a function of all three. The RF-DC converter is required to produce an adequate amount of DC voltage to power the signal conditioning circuitry while maintaining high efficiency. The shunt LC network is a good candidate if the input voltage is high and the impedance of the antenna and the RF-DC converter are closely matched [9] . Efficiency can be maximized by minimizing the losses in the RF-DC converter which translates to having a fewer number of stages (fewer series diodes losses) and operating the diodes as high on the I-V curve as practical without the diode going ohmic (i.e. operate the diode at as high a switched current density as possible). It is desirable that the voltage levels at the input to the rectifier be high relative to diode turn on voltage without damaging the diode. This often results in the series LC matched networks being the better candidate as the result of providing a voltage boost of Q when antenna impedances are low. The input impedance of the RF-DC converter is given as follows [10] [11] (the equations have been modified to include only positive half wave rectification)
Where N is the number of stages and I out is the target load current. The network was designed to match the impedances resulting in L and C values of 9.49 nH and 382 fF respectively with an antenna impedance of ~50 ohm.
B. RF-DC converter
A single stage RF-DC converter is shown in Figure 8 . Two methods of implementing the RF-DC converter are: 1. Using a MOS devices in a switch based arrangement. 2. Using either a schottky diode (preferred due higher fT) or MOS diodes for rectification. In a biological environment, the RF-DC converter is required to generate a DC voltage from the RFIDS antenna which has very low input power available. Lower power levels are a result of absorption of RF power by biological tissue as well as limits on specific absorption rates (SAR ) in humans [12] [13] [14] [15] . The permissible level is 1.6W/kg of tissue in order to avoid raising the temperature by greater than 1°C [16] . A clock cannot be implemented on chip due Sarpeshkar and Mandal proposed a MO design for the RF-DC converter [17] . Three the choice of a MOS or schottky diode sw threshold voltage, 2) the available switchin switch current density per sheet capacitance being (A/fF-um 2 ). Typically schottky d switches provides an order of magnitude in for every 60/120mV increase in turn on volt
where n ≈ 1 for Schottky diodes and SOS-C for bulk CMOS. For Schottky diodes the lo limited to 400 to 500mV while for CM range is limited by threshold voltage. switches have a distinct advantage in that th can be further reduced as the overdrive vo threshold voltages reducing the I D V drop (in and I D 2 RS) switch losses of all "diodes".
switches have the potential to further redu resistance when signal levels are large threshold voltage and CMOS f T is adequa desired current bandwidth. Where the com available input power and antenna impedan large signal input to the rectifier, MOS swi cascaded to obtain even higher DC vol efficiency. High performance low voltage t available in the 180nm CMOS process from selected process CMOS devices are les available Schottky diode devices. Curty and Declereq in [10] and our grou that a low threshold MOS diode available process can be a more efficient rectific given switching requirements. Successf obtained in [11] and we were able to harves low as -5 dBm while supporting up to 100uA
The schottky diode outperforms the MO has a steeper I-V slope and lower sheet cap and Lazar [9] have generated DC voltages to 16 Schottky diodes. The work prese single stage schottky RF-DC converter a matching network. The diodes are 5um x 5u Cs were selected at 24pF while the diodes near ideal switches but with added diode c by an 9.489 nH inductor at 2.4GHz. CL wa pF or as large a practical to minimize pow keep supply voltage ripple well under presents measured results for the RF to DC load currents, ± 1 sigma errors bars are ind [11] show in a 0.5 um SOI cation device for ful results were st power levels as A load currents. OS diode when it pacitance. Barnett of 1.3V using up ented here uses a and a series LC um. The blocking which behave as capacitance tuned s chosen to be 48 wer drop out and 5mV. Figure 9 C harvester verses dicate for 10 die.
The targeted power range for a 30 2dBm. Figure 9 .Performance of the single s
C. Voltage Reference and Linear re
The low drop out (LDO) regulat reference and an error amp with a Figure 10 shows the schematic of t the LDO. Figure 11 shows the chip blocks noted. In operation, a c temperature (I PTAT ) is generated ac with a current (I CTAT ) that is comple This temperature independent cur R REF to get the required temperatu V REF. Schottky diodes are used to ac lower power operation. Choosing permissible log linear range equal to for 400mV was found to be equal t voltage for the circuit can be express Figure 10 . Schematic of the voltag Figure 11 . Layout of the to 40uA is attained atstage RF-DC converter egulator tor consists of a voltage a PMOS pass transistor. the voltage reference and p layout with the various current proportional to cross R PTAT and is added ementary to temperature. rrent is mirrored across ure independent voltage chieve lower voltages for a current value in the o 1µA , the value of Vref to 6.7KΩ. The reference sed as [19] ge reference and LDO e entire chip
In the above equation n = 1.6273, VT = 26mV, K= 8, L= 8.8 and N = 3.8. A PMOS input stage was chosen for the error amp to allow operation under low common mode constraints. Compensation between the first stage and the output has been achieved via indirect compensation. Indirect compensation feeds back current directly into a low impedance node in the first stage, thus eliminating the need for extra legs of current [19] . The NMOS current mirror has been split into two series transistors in order to realize the low impedance node for the indirect compensation. Table IV summarizes the performance of the low drop out regulator. Our results demonstrate that up to 100uW of power is available for on chip circuit operation with losses. The RFIDS utilizes 25uW of power for signal conditioning, spike detection, and analog to digital conversion. From circuit simulations; control, and communication circuits consume ~5 to 10uW of power (peak power during 10uS of transmission). As a result, we need to receive ~35uW of power after all losses for implantable RFIDS to be viable. This has been partially mitigated by the addition of a 48pF LDO decoupling capacitor. Based on our previous work, these power levels are possible with far-field RF at 1.0-2.4GHz range (our sim paper).
